{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:35:33Z","timestamp":1729640133423,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206346","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"V-545-V-548","source":"Crossref","is-referenced-by-count":0,"title":["On efficient extraction of partially specified test sets for synchronous sequential circuits"],"prefix":"10.1109","volume":"5","author":[{"given":"A.","family":"El-Maleh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Al-Utaibi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Digital System Testing and Testable Design","year":"1990","author":"abramovici","key":"ref10"},{"article-title":"An Efficient Test-Pattern Relaxation Technique for Synchronous Sequential Circuits","year":"2002","author":"al-utaibi","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An Effecient Parallel Fault Simulator for Synchronous Sequential Circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans on Computer Aided Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843834"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743186"},{"key":"ref6","first-page":"79","article-title":"An Efficient Method for Compressing Test Data","author":"yamaguchi","year":"1997","journal-title":"Proc International Test Conference"},{"key":"ref5","first-page":"42","article-title":"Frequency-directed runlength (FDR) codes with application to system-on-a-chip test data compression","author":"chandra","year":"2001","journal-title":"Proc 19th IEEE VTS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122533"},{"key":"ref2","first-page":"120","article-title":"Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Feedback Shift Registers","author":"hellebrand","year":"1992","journal-title":"IEEE International Test Conference"},{"key":"ref1","first-page":"237","article-title":"LFSR-Coded Test Patterns for Scan Designs","author":"koenemann","year":"1991","journal-title":"Proc European Test Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011111"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206346.pdf?arnumber=1206346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:57:29Z","timestamp":1497563849000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206346","relation":{},"subject":[]}}