{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,25]],"date-time":"2025-07-25T10:45:12Z","timestamp":1753440312159},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206364","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"IV-892-IV-895","source":"Crossref","is-referenced-by-count":6,"title":["A global wire planning scheme for Network-on-Chip"],"prefix":"10.1109","volume":"4","author":[{"given":"J.","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.-R.","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Pamunuwa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012444619307"},{"article-title":"Design and Implementation of a Hot-potato Switch in Network on Chip","year":"2002","author":"nilsson","key":"ref3"},{"key":"ref6","article-title":"Maximizing Throughput over Parallel Wire Structures in the Deep Sub-micro Regime","author":"pamunuwa","year":"0","journal-title":"Manuscript"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158103"},{"key":"ref7","article-title":"workshop “Systems on Chip, Systems in Package","author":"tenhunen","year":"2001","journal-title":"ESSCIRC 2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref1","article-title":"Network on Chip: An Architecture for Billion Transistor Era","author":"hemani","year":"2000","journal-title":"Proceeding of the IEEE NorChip Conference"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206364.pdf?arnumber=1206364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:58:10Z","timestamp":1489427890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206364","relation":{},"subject":[]}}