{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:12:16Z","timestamp":1773792736035,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/iscas.2004.1328709","type":"proceedings-article","created":{"date-parts":[[2004,9,7]],"date-time":"2004-09-07T10:26:45Z","timestamp":1094552805000},"page":"III-165","source":"Crossref","is-referenced-by-count":28,"title":["Using all signed-digit representations to design single integer multipliers using subexpression elimination"],"prefix":"10.1109","author":[{"given":"A.G.","family":"Dempster","sequence":"first","affiliation":[{"name":"Westminster Univ., London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.D.","family":"Macleod","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"453","article-title":"Minimum number of adders for implementing a multiplier and its application to the design of multiplierless digital filters","volume":"42","author":"li","year":"1995","journal-title":"IEEE Trans C&S-II"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.661661"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176054"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.539000"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.486662"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.739059"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804374"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2004.831725"},{"key":"ref18","article-title":"Design of Integer Multipliers using Subexpression Elimination Applied to all Possible Signed-Digit Representations","author":"dempster","year":"0","journal-title":"submitted to IEEE Trans Computer-Aided Design of IC Systems"},{"key":"ref4","article-title":"Computer Arithmetic: Principles, Architecture and Design","author":"hwang","year":"1979"},{"key":"ref3","first-page":"232","article-title":"Binary Arithmetic","volume":"1","author":"george","year":"1960","journal-title":"Advances in Computers"},{"key":"ref6","first-page":"11\/1","article-title":"multiplication by an integer using minimum adders","author":"dempster","year":"1994","journal-title":"IEE Colloquium on Mathematical Aspects of Digital Signal Processing (Digest No 1994\/034)"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1049\/ip-g-2.1991.0066","article-title":"primitive operator digital filters","volume":"138","author":"bull","year":"1991","journal-title":"Circuits Devices and Systems IEE Proceedings G"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:19951242"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380160704"},{"key":"ref2","first-page":"131","article-title":"Number Systems and Arithmetic","volume":"6","author":"harvey","year":"1965","journal-title":"Advances in Computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"ref9","first-page":"73","article-title":"Extended Results for Minimum-Adder Constant Integer Multipliers","author":"oscar","year":"2002","journal-title":"Proc ISCAS 2002"}],"event":{"name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Vancouver, BC, Canada","start":{"date-parts":[[2004,5,23]]},"end":{"date-parts":[[2004,5,26]]}},"container-title":["2004 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9255\/29374\/01328709.pdf?arnumber=1328709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:22:31Z","timestamp":1773778951000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1328709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2004.1328709","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}