{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:12:45Z","timestamp":1773792765255,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/iscas.2004.1328764","type":"proceedings-article","created":{"date-parts":[[2004,9,7]],"date-time":"2004-09-07T10:26:45Z","timestamp":1094552805000},"page":"III-385","source":"Crossref","is-referenced-by-count":7,"title":["Implementation of a zero-forcing residue equalizer using a Laguerre filter architecture"],"prefix":"10.1109","author":[{"given":"S.S.","family":"Abeysekera","sequence":"first","affiliation":[{"name":"Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, Singapore"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490050108"},{"key":"ref3","article-title":"Optimum Sigma-Delta De-Modulator Filter Implementation Via FPGA","author":"abeysekera","year":"2001","journal-title":"14th Annual IEEE International ASIC\/SOC Conference"},{"key":"ref6","article-title":"Digital Communications","author":"proakis","year":"1995","journal-title":"McGraw-Hill Series in Electrical and Computer Engineering"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857457"},{"key":"ref8","article-title":"A Comparison On Efficient MA Parameter Estimation using 2nd and 4th Order Statistics For Communication Channels","author":"abeysekera","year":"2003","journal-title":"International Conference ICICS-03"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/78.875457"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/bltj.2015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/98.736477"}],"event":{"name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Vancouver, BC, Canada","start":{"date-parts":[[2004,5,23]]},"end":{"date-parts":[[2004,5,26]]}},"container-title":["2004 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9255\/29374\/01328764.pdf?arnumber=1328764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:22:37Z","timestamp":1773778957000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1328764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2004.1328764","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}