{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:14:38Z","timestamp":1773792878328,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/iscas.2004.1328790","type":"proceedings-article","created":{"date-parts":[[2004,9,7]],"date-time":"2004-09-07T10:26:45Z","timestamp":1094552805000},"page":"III-489","source":"Crossref","is-referenced-by-count":1,"title":["Hardware reduction by combining pipelined A\/D conversion and FIR filtering for channel equalization"],"prefix":"10.1109","author":[{"given":"S.","family":"Shahramian","sequence":"first","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.C.","family":"Carusone","sequence":"additional","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"131","article-title":"A 125-MHz CMOS mixed-signal equalizer for Gigabit Ethernet on copper wire","author":"lee","year":"0","journal-title":"Custom Integrated Circuits 2001 IEEE Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.933460"},{"key":"ref10","first-page":"617","article-title":"Simulated performance of 1000BASE-T receiver with different analog front end designs","volume":"1","author":"huang","year":"0","journal-title":"Signals Systems and Computers 2001 Conference Record of the Thirty-Fifth Asilomar Conference on"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921883"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.280699"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839700"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759223"},{"key":"ref2","first-page":"-917i","article-title":"A pipelined A\/D converter for high-speed and high-resolution application","volume":"1","author":"sun","year":"2002","journal-title":"IEEE International Symposium on Volume 1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545638"},{"key":"ref1","first-page":"273","article-title":"Design and realization of a modular 200 Msamplels 12-bit pipelined A\/D converter block using deep-submicron digital CMOS technology","volume":"1","author":"mehrmanesh","year":"2003","journal-title":"Proceedings of the 2003 International Symposium"}],"event":{"name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Vancouver, BC, Canada","start":{"date-parts":[[2004,5,23]]},"end":{"date-parts":[[2004,5,26]]}},"container-title":["2004 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9255\/29374\/01328790.pdf?arnumber=1328790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:23:02Z","timestamp":1773778982000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1328790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2004.1328790","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}