{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:14:36Z","timestamp":1773792876912,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/iscas.2004.1328797","type":"proceedings-article","created":{"date-parts":[[2004,9,7]],"date-time":"2004-09-07T10:26:45Z","timestamp":1094552805000},"page":"III-517","source":"Crossref","is-referenced-by-count":2,"title":["An efficient VLSI\/FPGA architecture for combining an analysis filterbank following a synthesis filterbank"],"prefix":"10.1109","author":[{"given":"R.K.","family":"Sande","sequence":"first","affiliation":[{"name":"Samsung India Software Operations, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Anantharaman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","author":"burton","year":"1989","journal-title":"Elementary Number Theory"},{"key":"ref3","first-page":"16","article-title":"Algorithm-based low-power DSP system design: methodology and verification","author":"wu","year":"1995","journal-title":"IEEE Signal Processing Society [Workshop On] VLSI Signal Processing VIII 1995"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/82.718814"},{"key":"ref5","author":"wayne","year":"1997","journal-title":"Modern VLSI Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/78.149989"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/78.91174"}],"event":{"name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Vancouver, BC, Canada","start":{"date-parts":[[2004,5,23]]},"end":{"date-parts":[[2004,5,26]]}},"container-title":["2004 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9255\/29374\/01328797.pdf?arnumber=1328797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:23:02Z","timestamp":1773778982000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1328797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2004.1328797","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}