{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:14:42Z","timestamp":1773792882945,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/iscas.2004.1328827","type":"proceedings-article","created":{"date-parts":[[2004,9,7]],"date-time":"2004-09-07T10:26:45Z","timestamp":1094552805000},"page":"III-637","source":"Crossref","is-referenced-by-count":0,"title":["A power-aware IP core generator for the one-dimensional discrete Fourier transform"],"prefix":"10.1109","author":[{"family":"Chih-Da Chien","sequence":"first","affiliation":[{"name":"Dept. of Comput. Sci. & Inf. Eng., National Chung Cheng Univ., Chia-Yi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chien-Chang Lin","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Inf. Eng., National Chung Cheng Univ., Chia-Yi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiun-In Guo","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Inf. Eng., National Chung Cheng Univ., Chia-Yi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tien-Fu Chen","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Inf. Eng., National Chung Cheng Univ., Chia-Yi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.868456"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.974890"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1145\/313817.313911","article-title":"Power scalable processing using distributed arithmetic","author":"amirtharajah","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref14","author":"garg","year":"1998","journal-title":"Digital Signal Processing Algorithms Number Theory Convolution Fast Fourier Transforms and Applications"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.486662"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/82.539000"},{"key":"ref17","author":"keating","year":"2002","journal-title":"Reuse Methodology Manual"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.723029"},{"key":"ref3","author":"rabiner","year":"1975","journal-title":"Theory and Application of Digital Signal Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/78.285671"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/29.7554"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/31.16566"},{"key":"ref7","first-page":"2092","article-title":"An efficient unified systolic architecture for the computation of discrete trigonometric transforms","author":"fang","year":"1997","journal-title":"Proc ISCAS"},{"key":"ref2","first-page":"615","article-title":"New unified VLSI architectures for computing DFT and other transforms","volume":"1","author":"haiso","year":"1997","journal-title":"Proc ICASSP 1997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.285710"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/82.199898"}],"event":{"name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Vancouver, BC, Canada","start":{"date-parts":[[2004,5,23]]},"end":{"date-parts":[[2004,5,26]]}},"container-title":["2004 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9255\/29374\/01328827.pdf?arnumber=1328827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:23:03Z","timestamp":1773778983000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1328827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2004.1328827","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}