{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:02:30Z","timestamp":1729648950338,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464537","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"113-116","source":"Crossref","is-referenced-by-count":0,"title":["Power-Optimal Simultaneous Buffer Insertion\/Sizing and Uniform Wire Sizing for Single Long Wires"],"prefix":"10.1109","author":[{"family":"Ruiming Li","sequence":"first","affiliation":[]},{"family":"Dian Zhou","sequence":"additional","affiliation":[]},{"family":"Jin Liu","sequence":"additional","affiliation":[]},{"family":"Xuan Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"22","doi-asserted-by":"crossref","first-page":"1447","DOI":"10.1109\/43.97624","article-title":"a multipole-accelerated 3-dcapacitance extraction program","volume":"10","author":"nabors","year":"1991","journal-title":"IEEE Trans Computer-AidedDesign"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494153"},{"journal-title":"Semiconductor Industry Association San Jose","year":"1999","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954689"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"1996","author":"rabaey","key":"24"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480004"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00008-9"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/92.974906"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/5.920581"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267711"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.905678"},{"key":"20","first-page":"581","article-title":"power-optimal simultaneous buffer insertion\/sizing and wire sizing","author":"li","year":"2003","journal-title":"IEEE\/ACM ICCAD"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"year":"0","key":"1"},{"key":"10","first-page":"634","article-title":"optimal wire sizing under the distributed elmore delay model","author":"cong","year":"1993","journal-title":"Proc IEEE ICCAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267712"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3_3"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597214"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/383251.383256"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.766728"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464537.pdf?arnumber=1464537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:35:20Z","timestamp":1497634520000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1464537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464537","relation":{},"subject":[]}}