{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:10:50Z","timestamp":1729638650841,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464774","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"1059-1062","source":"Crossref","is-referenced-by-count":24,"title":["Low-Power Current Mode Logic for Improved DPA-Resistance in Embedded Systems"],"prefix":"10.1109","author":[{"given":"Z.","family":"Toprak","sequence":"first","affiliation":[]},{"given":"Y.","family":"Leblebici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"225","article-title":"design issues in low-voltage high-speed current-mode logic buffers","author":"heydari","year":"2003","journal-title":"Proc Great Lakes Symp VLSI"},{"key":"2","first-page":"293","article-title":"design and analysis of low-voltage current-mode logic buffers","author":"heydari","year":"2003","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"year":"0","key":"1"},{"key":"7","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.924861"},{"key":"5","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/LPE.2000.155261","article-title":"mos current mode logic for low power, low noise cordic computation in mixed-signal environments","author":"musicer","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"4","first-page":"398","article-title":"differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Advances in Cryptology ? CRYPTO? 99"},{"key":"9","article-title":"an mos current mode logic (mcml) circuit for low-power sub-ghz processors","author":"yamashina","year":"1992","journal-title":"IEICE Transactions on Electronics"},{"key":"8","first-page":"125","article-title":"securing encryption algorithms against dpa at the logic level: next generation smart card technology","author":"tiri","year":"2003","journal-title":"CHES 2003"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464774.pdf?arnumber=1464774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:03:16Z","timestamp":1602676996000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1464774"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464774","relation":{},"subject":[]}}