{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:23:29Z","timestamp":1725549809070},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464779","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"1078-1081","source":"Crossref","is-referenced-by-count":0,"title":["A Linear Model for High-Level Delay Estimation in VDSM On-Chip Interconnects"],"prefix":"10.1109","author":[{"given":"T.","family":"Murgan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.G.","family":"Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Petrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","DOI":"10.1109\/43.97624","article-title":"fastcap: a multipole-accelerated 3d capacitance extraction program","author":"nabors","year":"1991","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/22.310584"},{"year":"0","key":"15"},{"year":"0","key":"16"},{"journal-title":"Interconnect Analysis and Synthesis","year":"2000","author":"cheng","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.1997.606246"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206252"},{"year":"0","key":"12"},{"key":"3","article-title":"rlc effects on worst-case switching pattern for on-chip buses","author":"tu","year":"2004","journal-title":"Intl Symposium on Integrated Circuits and Systems"},{"year":"0","key":"2"},{"journal-title":"Interconnection Noise in VLSI Circuits","year":"2004","author":"moll","key":"1"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855278"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935530"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800459"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464779.pdf?arnumber=1464779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:03:18Z","timestamp":1602691398000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1464779"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464779","relation":{},"subject":[]}}