{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T19:09:57Z","timestamp":1761937797810,"version":"build-2065373602"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464790","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"1122-1125","source":"Crossref","is-referenced-by-count":3,"title":["Dictionary-Based Program Compression on Transport Triggered Architectures"],"prefix":"10.1109","author":[{"given":"J.","family":"Heikkinen","sequence":"first","affiliation":[]},{"given":"A.","family":"Cilio","sequence":"additional","affiliation":[]},{"given":"J.","family":"Takala","sequence":"additional","affiliation":[]},{"given":"H.","family":"Corporaal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199909)29:11<1005::AID-SPE270>3.0.CO;2-F"},{"key":"2","first-page":"2318","article-title":"improving dictionary-based code compression in vliw architectures","volume":"e82 a","author":"nam","year":"1999","journal-title":"IEICE Trans Fundamentals of Electronics Commun and Comput Sciences"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2247"},{"key":"7","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","article-title":"using transport triggered architectures for embedded processor design","volume":"5","author":"corporaal","year":"1998","journal-title":"Integrated Computer-Aided Eng"},{"journal-title":"Microprocessor Architectures From VLIW to TTA","year":"1997","author":"corporaal","key":"6"},{"key":"5","first-page":"82","article-title":"compiler-driven cached code compression schemes for embedded ilp processors","author":"larin","year":"1999","journal-title":"Proc 29th Annu Int Symp Microarchitecture"},{"key":"4","first-page":"66","article-title":"a code decompression architecture for vliw processors","author":"xie","year":"2001","journal-title":"Proc 29th Annu Int Symp Microarchitecture"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.21236\/ADA461522","article-title":"code compression for dsp","author":"lefurgy","year":"1998"},{"journal-title":"Managing Gigabytes Compressing and Indexing Documents and Images","year":"1999","author":"witten","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464790.pdf?arnumber=1464790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:03:21Z","timestamp":1602691401000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1464790"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464790","relation":{},"subject":[]}}