{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:34:40Z","timestamp":1725500080727},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464794","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"1138-1141","source":"Crossref","is-referenced-by-count":0,"title":["Parallel FFT Computation with a CDMA-Based Network-on-Chip"],"prefix":"10.1109","author":[{"family":"Daewook Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Manho Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.E.","family":"Sobelman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","DOI":"10.1109\/IPPS.1991.153775","article-title":"trade-offs in mapping fft computations onto fixed size mesh processor array","author":"jang","year":"1991","journal-title":"Proc Int Parallel Processing Symp"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223205"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2004.1412711"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.84946"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"6","article-title":"extending platform-based design to network on chip systems","author":"soininen","year":"2003","journal-title":"Proc 16th Int Conf VLSI Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"4","article-title":"networks on chip: a new paradigm for systems on chip design","author":"benini","year":"2002","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"9","first-page":"169","article-title":"socin: a parametric and scalable network-on-chip","author":"zeherino","year":"2003","journal-title":"Proc 15th Symp Integrated Circuits and Systems Design"},{"key":"8","first-page":"31","article-title":"a guaranteed-throughput switch for network-on-chip","author":"liu","year":"2003","journal-title":"Proc Int Symp Syst -on-Chip"},{"year":"0","key":"11"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464794.pdf?arnumber=1464794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:03:22Z","timestamp":1602691402000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1464794"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464794","relation":{},"subject":[]}}