{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T04:01:17Z","timestamp":1745121677891},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464814","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"1222-1225","source":"Crossref","is-referenced-by-count":8,"title":["A Low Power FPGA Routing Architecture"],"prefix":"10.1109","author":[{"given":"S.","family":"Mondal","sequence":"first","affiliation":[]},{"given":"S.O.","family":"Memik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"power estimation for field programmable gate arrays","author":"poon","year":"1999","journal-title":"Dept of Electrical and Computer Engg"},{"key":"13","article-title":"a detailed router for allocation wire segments in field programmable gate arrays","author":"lemieux","year":"1993","journal-title":"Proc of the ACM Physical Design Workshop"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"journal-title":"Logic synthesis and optimization benchmarks","year":"1991","author":"yang","key":"12"},{"key":"3","article-title":"active leakage power optimization for fpgas","author":"anderson","year":"2004","journal-title":"Int Symp Field Programmable Gate Arrays"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219126"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-30117-2_17","article-title":"a dual-vdd low power fpga architecture","author":"gayasen","year":"2004","journal-title":"International conference on Field Programmable Logic and Its Application"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968297"},{"key":"4","article-title":"low-power fpga using pre-defined dual-vdd\/dual-vt fabrics","author":"li","year":"2004","journal-title":"Int Symp Field Programmable Gate Arrays"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929730"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464814.pdf?arnumber=1464814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:02:55Z","timestamp":1602691375000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1464814"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464814","relation":{},"subject":[]}}