{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T16:01:40Z","timestamp":1769270500863,"version":"3.49.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464825","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"1266-1269","source":"Crossref","is-referenced-by-count":2,"title":["A 1.2 V Sense Amplifier for High-Performance Embeddable NOR Flash Memories"],"prefix":"10.1109","author":[{"given":"D.","family":"Baderna","sequence":"first","affiliation":[]},{"given":"A.","family":"Cabrini","sequence":"additional","affiliation":[]},{"given":"G.","family":"De-Sandre","sequence":"additional","affiliation":[]},{"given":"F.","family":"De Santis","sequence":"additional","affiliation":[]},{"given":"M.","family":"Pasotti","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rossini","sequence":"additional","affiliation":[]},{"given":"G.","family":"Torelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029776"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777284"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.871317"},{"key":"7","first-page":"30","article-title":"a low voltage, low power, high performance 0.18 m flash memory read architecture","author":"trivedi","year":"2001","journal-title":"Proc 21st Non-Volatile Semicond Memory Workshop"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20020425"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.604078"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811704"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464825.pdf?arnumber=1464825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:02:12Z","timestamp":1602676932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1464825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464825","relation":{},"subject":[]}}