{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:13Z","timestamp":1759147453705,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464925","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"1666-1669","source":"Crossref","is-referenced-by-count":2,"title":["Enhancing the Efficiency of Cluster Voltage Scaling Technique for Low-power Application"],"prefix":"10.1109","author":[{"given":"B.","family":"Amelifard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Khademzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"616","DOI":"10.1109\/92.953496","article-title":"on gate level power optimization using dual-supply voltages","volume":"9","author":"chen","year":"2001","journal-title":"IEEE Trans VLSI Sys"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19990579"},{"journal-title":"Neuro-Fuzzy and Soft Computing","year":"1997","author":"roger jang","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545058"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"1996","author":"rabaey","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"4","article-title":"sis: a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report UCB\/ERL"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329473"},{"key":"8","doi-asserted-by":"crossref","first-page":"1023","DOI":"10.1109\/43.863642","article-title":"analysis and future trend of short-current power","volume":"19","author":"nose","year":"2000","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"11","first-page":"178","article-title":"leakage power estimation and optimization in vlsi circuits","volume":"4","author":"shiue","year":"2001","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"12","first-page":"113","article-title":"a new level converter for low power application","volume":"1","author":"yu","year":"2001","journal-title":"IEEE International Symposium on Circuits and Systems"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464925.pdf?arnumber=1464925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:35:23Z","timestamp":1497648923000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1464925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464925","relation":{},"subject":[]}}