{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:44:45Z","timestamp":1725446685148},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464927","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"1674-1677","source":"Crossref","is-referenced-by-count":1,"title":["Domino Logic with an Efficient Variable Threshold Voltage Keeper"],"prefix":"10.1109","author":[{"given":"A.","family":"Amirabadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Mortazavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Moezzi-Madani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Nourani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/LPE.2000.155270","article-title":"high-speed dynamic logic style for scaled-down cmos and mtcmos technologies","author":"allam","year":"2000","journal-title":"Proc IEEE Int Symp Low-Power Electronics Design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.997857"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817515"},{"key":"6","doi-asserted-by":"crossref","first-page":"1001","DOI":"10.1109\/ICVD.2004.1261061","article-title":"dynamic noise margin: definitions and model","author":"ding","year":"2004","journal-title":"Proc VLSI Design Conf"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.18596"},{"key":"4","first-page":"332","article-title":"clock delayed domino for adder and combinational logic design","author":"yee","year":"1996","journal-title":"Proceeding IEEE International Conference on Computer Design (ICCD)"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464927.pdf?arnumber=1464927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:35:23Z","timestamp":1497634523000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1464927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464927","relation":{},"subject":[]}}