{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:13:26Z","timestamp":1725437606601},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464961","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"1810-1813","source":"Crossref","is-referenced-by-count":9,"title":["An H.264\/AVC Decoder with 4X4-Block Level Pipeline"],"prefix":"10.1109","author":[{"family":"Ting-An Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sheng-Zen Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tsu-Ming Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chen-Yi Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","article-title":"analysis and design of macroblock pipelining for h.264\/avc vlsi architecture","author":"chen","year":"0","journal-title":"ISCAS 2004"},{"key":"1","article-title":"a platform-based mpeg-4 advanced video coding (avc) decoder with block level pipelining","author":"wang","year":"0","journal-title":"Information Communications and Signal Processing ICICS-PCM December 2003"},{"key":"7","article-title":"mpeg4 avc\/h.264 decoder with scalable bus architecture and dual memory controller","author":"kang","year":"0","journal-title":"ISCAS 2004"},{"key":"6","article-title":"hardware architecture design for h.264\/avc intra frame coder","author":"huang","year":"0","journal-title":"ISCAS 2004"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.814968"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1002\/0470869615"},{"year":"0","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464961.pdf?arnumber=1464961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:19:49Z","timestamp":1489533589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1464961\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464961","relation":{},"subject":[]}}