{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:55:10Z","timestamp":1742403310574,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465061","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"2212-2215","source":"Crossref","is-referenced-by-count":3,"title":["Linear-Time Algorithm for Computing Minimum Checkpoint Sets for Simulation-Based Verification of HDL Programs"],"prefix":"10.1109","author":[{"given":"E.","family":"Dubrova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"journal-title":"Software Testing","year":"1994","author":"roper","key":"17"},{"year":"0","key":"18"},{"year":"0","key":"15"},{"journal-title":"Software Testing Techniques","year":"1990","author":"beizer","key":"16"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/357062.357071"},{"year":"0","key":"21"},{"year":"0","key":"3"},{"journal-title":"Digital System Testing and Testable Design","year":"1995","author":"abramovici","key":"20"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"article-title":"forward control dependence, chain equivalence, and their preservation by reordering transformations","year":"1991","author":"podgurski","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/32.368137"},{"year":"0","key":"4"},{"key":"9","volume":"2","author":"aho","year":"1972","journal-title":"The Theory of Parsing Translating and Compiling"},{"year":"0","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465061.pdf?arnumber=1465061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:58:37Z","timestamp":1489521517000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465061","relation":{},"subject":[]}}