{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T11:24:55Z","timestamp":1748345095050},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465096","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"2349-2352","source":"Crossref","is-referenced-by-count":5,"title":["On the Impact of Traffic Statistics on Quality of Service for Networks on Chip"],"prefix":"10.1109","author":[{"given":"S.","family":"Santi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Kocarev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.M.","family":"Maggio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Rovatti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Setti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1002\/047120644X"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3552-9"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988964"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094594"},{"year":"0","key":"11"},{"key":"12","first-page":"350","article-title":"trade offs in the design of a router with both guaranteed and best-effort services for networks on chip","author":"rijpkema","year":"2004","journal-title":"Proc of DATE"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"year":"0","key":"1"},{"year":"0","key":"10"},{"key":"7","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"5","first-page":"250","article-title":"a generic architecture for on-chip packet- switched interconnections proc. of design","author":"guerrier","year":"2000","journal-title":"Automation and Test in Europe Conference and Exhibition"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2003","author":"duato","key":"9"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465096.pdf?arnumber=1465096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:49:09Z","timestamp":1489520949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465096","relation":{},"subject":[]}}