{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:07:13Z","timestamp":1759147633834,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465120","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"2445-2448","source":"Crossref","is-referenced-by-count":1,"title":["Transition Time Bounded Low-power Clock Tree Construction"],"prefix":"10.1109","author":[{"family":"Min Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chris Chong-Nuen Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"J. Morris Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"},{"key":"22","first-page":"321","article-title":"optimal wiresizing under elmore delay model computer-aided design of integrated circuits and systems","volume":"14","author":"cong","year":"1995","journal-title":"IEEE Trans"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"23","first-page":"23","article-title":"inductance calculations using partial inductances and macromodels electromagnetic compatibility, 1995. symposium record","author":"ruehli","year":"1995","journal-title":"IEEE International Symposium on"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727025"},{"year":"0","key":"24"},{"year":"0","key":"15"},{"key":"16","first-page":"334","article-title":"transmission line design of clock trees","author":"escovar","year":"2002","journal-title":"Proceedings of the 2002 IEEE\/ACM international conference on Computeraided design"},{"key":"13","first-page":"705","article-title":"m.; \"activity-driven clock design\" computer-aided design of integrated circuits and systems","volume":"20","author":"farrahi","year":"2001","journal-title":"IEEE Trans"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146755"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.658565"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"},{"key":"21","doi-asserted-by":"crossref","DOI":"10.1145\/589411.589424","article-title":"peri: a technique for extending delay and slew metrics to ramp inputs","author":"kashyap","year":"2002","journal-title":"Proceedings of the 8th ACM\/IEEE international workshop on Timing issues in the specification and synthesis of digital systems"},{"year":"0","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2001.949709"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915076"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225877"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"key":"6","first-page":"552","article-title":"wire length and delay minimization in general clock net routing. computer-aided design","author":"chou","year":"1993","journal-title":"ICCAD"},{"key":"5","first-page":"799","article-title":"zero skew clock routing with minimum wirelength. circuits and systems ii: analog and digital","author":"chao","year":"1992","journal-title":"Signal Processing IEEE Transactions on"},{"key":"4","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/43.486268","article-title":"planar-dme: a single-layer zeroskew clock tree router","volume":"15","author":"kahng","year":"1996","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016875"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.1999.760472"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465120.pdf?arnumber=1465120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:35:27Z","timestamp":1497648927000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465120","relation":{},"subject":[]}}