{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:43:38Z","timestamp":1773247418988,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465124","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"2461-2464","source":"Crossref","is-referenced-by-count":5,"title":["Timing Yield Estimation Using Statistical Static Timing Analysis"],"prefix":"10.1109","author":[{"family":"Min Pan","sequence":"first","affiliation":[]},{"family":"Chris Chong-Nuen Chu","sequence":"additional","affiliation":[]},{"family":"Hai Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","year":"0"},{"key":"13","first-page":"122","volume":"iitc2001","author":"mehrotra","year":"0","journal-title":"Technology Scaling Impact of Variation on Clock Skew and Interconnect Delay"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159783"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/66.892625"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012687"},{"key":"2","article-title":"statistical delay calculation, a linear time method","volume":"97","author":"berkelaar","year":"1997","journal-title":"Proc TAU"},{"key":"1","article-title":"a new statistical approach to timing analysis of vlsi circuits","author":"lin","year":"1998","journal-title":"Proc Int Conf on VLSI Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"6","first-page":"348","author":"agarwal","year":"2003","journal-title":"Computation and Refinement of Statistical Bounds on Circuit Delay"},{"key":"5","article-title":"uncertainty-aware circuit optimization, proc","author":"bai","year":"0","journal-title":"DAC 2002"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915268"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/776063.776066"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159745"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465124.pdf?arnumber=1465124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:45:59Z","timestamp":1489520759000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465124","relation":{},"subject":[]}}