{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T11:25:19Z","timestamp":1746098719323,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465398","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"3559-3562","source":"Crossref","is-referenced-by-count":5,"title":["Power and Delay Analysis of 4:2 Compressor Cells"],"prefix":"10.1109","author":[{"given":"G.M.","family":"Howard","sequence":"first","affiliation":[]},{"given":"P.","family":"Mokrian","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ahmadi","sequence":"additional","affiliation":[]},{"given":"W.C.","family":"Miller","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"561","article-title":"interconnect effects in deep submicron implementations of high speed digital algorithms","volume":"13","author":"mokrian","year":"2003","journal-title":"Proceedings of SPIE Advanced Signal Processing Algorithms Architectures and Implementations"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.133177"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2000.951453"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2003.1226358"},{"key":"1","article-title":"4:2 carry-save adder module","volume":"23","author":"weinberger","year":"1981","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"10","first-page":"559","article-title":"performance analysis of 1-bit full-adder cells using 0.18, 0.25 and 0.35m cmos technology","volume":"3","author":"sayed","year":"2002","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750407"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.364439"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980306"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19990328"},{"journal-title":"Computer Arithmetic Algorithms","year":"0","author":"koren","key":"9"},{"key":"8","first-page":"296","article-title":"a 2.7ns 0.25um cmos 54x54b multiplier","author":"hagihara","year":"1998","journal-title":"IEEE J Solid-State Circuits Conf"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465398.pdf?arnumber=1465398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:19:45Z","timestamp":1489522785000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465398","relation":{},"subject":[]}}