{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:27:54Z","timestamp":1725434874073},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465531","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"4094-4097","source":"Crossref","is-referenced-by-count":1,"title":["Ultra Low Voltage Design Considerations of SOI SRAM Memory Cells"],"prefix":"10.1109","author":[{"given":"O.","family":"Thomas","sequence":"first","affiliation":[]},{"given":"A.","family":"Amara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051221"},{"journal-title":"SOI Circuit Design Concepts","year":"2000","author":"bernstein","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051221"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206296"},{"key":"7","article-title":"compilation de cellules pour les vlsi: synthese digitale et synthese electrique","author":"amara","year":"1989","journal-title":"PhD of Paris VI university"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346590"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.902768"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/16.944188"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"8","article-title":"stability analysis of a 0.4v 4-transistor cmos-soi sram cell operated in subthreshold","author":"thomas","year":"2003","journal-title":"EDSSC"},{"key":"11","first-page":"643","article-title":"a 1.9-m2 loadless cmos four-transistors sram cell in a 0.18-m logic technology","author":"noda","year":"1998","journal-title":"IEEE International Electron Devices Meeting"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465531.pdf?arnumber=1465531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:03:48Z","timestamp":1602677028000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1465531"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465531","relation":{},"subject":[]}}