{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T01:19:25Z","timestamp":1748913565816,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465600","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"4373-4376","source":"Crossref","is-referenced-by-count":4,"title":["Optimal 2 sub-bank memory architecture for Bit Plane Coder of JPEG2000"],"prefix":"10.1109","author":[{"given":"A.K.","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Nooshabadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Taubman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2000","author":"taubman","journal-title":"Image Compression Fundamentals Standards and Practice","key":"3"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/83.847830"},{"year":"0","key":"1"},{"key":"7","first-page":"246","article-title":"efficient vlsi implementation of bit plane coder of jpeg2000","volume":"24","author":"andra","year":"0","journal-title":"Proc SPIE Int Conf Applications of Digital Image Processing"},{"key":"6","first-page":"25","article-title":"high speed memory efficient ebcot architecture for jpeg2000","volume":"2","author":"fang","year":"2003","journal-title":"Proc IEEE Int Symp Circuits and Systems (ISCAS'03)"},{"year":"0","key":"5"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TCSVT.2003.809833"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/4.68123"},{"year":"0","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465600.pdf?arnumber=1465600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:02:24Z","timestamp":1602691344000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1465600"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465600","relation":{},"subject":[]}}