{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:36:09Z","timestamp":1781886969708,"version":"3.54.5"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465620","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"4453-4456","source":"Crossref","is-referenced-by-count":20,"title":["Energy Optimization of Tapered Buffers for CMOS On-Chip Switching Power Converters"],"prefix":"10.1109","author":[{"given":"G.","family":"Villar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E.","family":"Alarcon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Madrenas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F.","family":"Guinjoan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Poveda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052103"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050587"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.827557"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050569"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.365457"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.309912"},{"key":"5","article-title":"logical effort: designing for speed on the back of an envelope","author":"sutherland","year":"1991","journal-title":"Proceedings of the 1991 University of California\/Santa Cruz conference on Advanced research in VLSI"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.58293"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.1994.349672"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465620.pdf?arnumber=1465620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:50:15Z","timestamp":1489539015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465620","relation":{},"subject":[]}}