{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:17:12Z","timestamp":1725513432509},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465687","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"4721-4724","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis for Regularity using Decision Diagrams"],"prefix":"10.1109","author":[{"given":"M.","family":"Chrzanowska-Jeske","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"745","article-title":"polairized pseudo-kronecker symmetry with application to the synthesis of lattice decision diagrams","author":"drucker","year":"1998","journal-title":"Proc ICCIMA"},{"key":"14","first-page":"85","article-title":"lattice diagrams using reed-muller logic","author":"perkowski","year":"1997","journal-title":"Proc Intl Worshop Appl Reed-Muller Expantions"},{"article-title":"regular fabrics in deep sub-micron integrated-circuit design","year":"0","author":"mo","key":"11"},{"key":"12","first-page":"17","article-title":"regularity in physical design","author":"palasinski","year":"2001","journal-title":"GSRC Workshop '01"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1995.504434"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1995.513506"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009040"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012620"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309981"},{"key":"6","article-title":"logic synthesis for a regular layout","author":"chrzanowska-jeske","year":"2001","journal-title":"VLSI Design An Int l J Custom-Chip Design Simulation and Testing"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808556"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1997.662253"},{"key":"9","first-page":"115","article-title":"generating linear arrays using symmetry chain","author":"wang","year":"1999","journal-title":"Proc IWLS"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/12.481484"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465687.pdf?arnumber=1465687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:13:33Z","timestamp":1489536813000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465687","relation":{},"subject":[]}}