{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:51:27Z","timestamp":1725389487807},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465823","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"5266-5269","source":"Crossref","is-referenced-by-count":1,"title":["Circuit-level power efficiency investigation of advanced DSP architectures based on a specialized power modeling technique."],"prefix":"10.1109","author":[{"given":"M.","family":"Olivieri","sequence":"first","affiliation":[]},{"given":"M.","family":"Scarana","sequence":"additional","affiliation":[]},{"given":"S.","family":"Smorfa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"transistor count and chip-space estimation of simplescalarbased microprocessor models","author":"steinhaus","year":"2001","journal-title":"Proc of the Workshop on Complexity-Effective Design"},{"key":"13","article-title":"architectural tradeoffs for low power","author":"oklobdzija","year":"1998","journal-title":"Proc 25th Annu Int Symp Computer Architecture"},{"key":"14","article-title":"low-power multimedia dsp systems","author":"parhi","year":"0","journal-title":"Proc of 1997 Int Conf on VLSI and CAD (ICVC)"},{"journal-title":"International Technology Roadmap on Semiconductors website","year":"0","key":"11"},{"key":"12","article-title":"power consumption estimation of a c-algorithm: a new perspective for software design","author":"julien","year":"2002","journal-title":"Proc of the Sixth Workshop on Languages Compilers and Run-time Systems for Scalable Computers LCR'02"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.845891"},{"journal-title":"BDTI website","year":"0","key":"2"},{"journal-title":"Advanced Chip Performance Calculator","year":"0","author":"bacpac -berkeley","key":"1"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-57877-3_29","article-title":"transport-triggering vs. operationtriggering","author":"hoogerbrugge","year":"1994","journal-title":"Compiler Construction conference CC-94"},{"key":"7","first-page":"55","article-title":"transport triggered architectures examined for general purpose applications","author":"corporaal","year":"1993","journal-title":"Sixth Workshop Computer Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/5.241509"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"4","article-title":"powerperformance modeling and tradeoff analysis for a high-end microprocessor","author":"brooks","year":"2000","journal-title":"Workshop on Power-Aware Computer Systems (PACS2000 held in conjuction with ASPLOS-IX)"},{"key":"9","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1145\/280756.280824","article-title":"an empirical comparison of algorithmic, instruction and architectural power prediction models for high performance embedded dsp processors","author":"gebotys","year":"1998","journal-title":"Proc Int Symp Low Power Electronics and Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465823.pdf?arnumber=1465823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:35:35Z","timestamp":1497648935000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465823","relation":{},"subject":[]}}