{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:27:56Z","timestamp":1725409676586},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465825","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"5274-5277","source":"Crossref","is-referenced-by-count":0,"title":["Low Power Commutator for Pipelined FFT Processors"],"prefix":"10.1109","author":[{"family":"Wei Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.T.","family":"Erdogan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822372"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/29.45545"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544792"},{"key":"5","first-page":"6","author":"rabaey","year":"1997","journal-title":"Low Power Design Methodologies"},{"key":"4","article-title":"word length estimation for memory efficient pipeline fft\/ifft processor","author":"li","year":"1999","journal-title":"Inter Conference on Signal Processing Applications & Technology (ICSPAT)"},{"journal-title":"Low Power Techniques and Architectures for Multicarrier Wireless Receivers","year":"2003","author":"hasan","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465825.pdf?arnumber=1465825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T01:08:02Z","timestamp":1489540082000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465825","relation":{},"subject":[]}}