{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:45:20Z","timestamp":1725493520823},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465922","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"5662-5665","source":"Crossref","is-referenced-by-count":0,"title":["Domain Fault Model and Coverage Metric for SoC Verification"],"prefix":"10.1109","author":[{"family":"Luo Chun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yang Jun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Gao Gugang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shi Longxing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VIUF.2000.890258"},{"year":"2003","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/196092.193171"},{"journal-title":"Writing Testbenchs Functional Verification of HDL Models","year":"2000","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.234486"},{"article-title":"register-transfer-level design verification: coverage and acceleration","year":"2001","author":"min","key":"6"},{"article-title":"validation of behavioral hardware descriptions","year":"2003","author":"zhang","key":"5"},{"journal-title":"VCS \/ VCS MX Coverage Metrics User Guide Version 7 1 1","year":"2004","key":"4"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894218"},{"journal-title":"Standard Verilog Hardware Description Language","first-page":"1364","year":"2001","key":"11"},{"year":"0","key":"12"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465922.pdf?arnumber=1465922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T01:07:45Z","timestamp":1489540065000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465922","relation":{},"subject":[]}}