{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:02:43Z","timestamp":1725735763794},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465923","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"5666-5669","source":"Crossref","is-referenced-by-count":1,"title":["Validation Analysis and Test Flow Optimization of VLSI Chip"],"prefix":"10.1109","author":[{"family":"Yanzhuo Tan","sequence":"first","affiliation":[]},{"family":"Yinhe Han","sequence":"additional","affiliation":[]},{"family":"Xiaowei Li","sequence":"additional","affiliation":[]},{"family":"Feiyin Luo","sequence":"additional","affiliation":[]},{"family":"Yuchuan Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194772"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465923.pdf?arnumber=1465923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T01:07:45Z","timestamp":1489540065000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465923","relation":{},"subject":[]}}