{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:30:54Z","timestamp":1725751854135},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465927","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"5682-5685","source":"Crossref","is-referenced-by-count":4,"title":["Estimating Likelihood of Correctness for Error Candidates to Assist Debugging Faulty HDL Designs"],"prefix":"10.1109","author":[{"family":"Tai-Ying Jiang","sequence":"first","affiliation":[]},{"family":"Chien-Nan Jimmy Liu","sequence":"additional","affiliation":[]},{"family":"Jing-Yang Jou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ICCD.2000.878324"},{"key":"2","article-title":"error tracer: design error diagnosis based on fault simulation techniques","author":"huang","year":"1999","journal-title":"IEEE Trans CAD"},{"key":"1","article-title":"diagnosis and correction of logic design errors in digital circuits","author":"chung","year":"1998","journal-title":"Proceeding of Design Automation Coference"},{"key":"7","article-title":"hierarchical error diagnosis targeting rtl circuit","author":"boppana","year":"2000","journal-title":"Proc Int'l Conf VLSI Design"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ICCAD.1990.129954"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICCAD.1990.129955"},{"key":"4","article-title":"incremental synthesis","author":"brand","year":"1992","journal-title":"Proceeding of Int'l Conference on Computer Aided Design"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ATS.2002.1181738"},{"key":"8","article-title":"an efficient approach for error diagnosis in hdl design","author":"shi","year":"2003","journal-title":"Proc ISCAS"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465927.pdf?arnumber=1465927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T21:24:16Z","timestamp":1489526656000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465927","relation":{},"subject":[]}}