{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:04:37Z","timestamp":1730271877335,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465953","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"5786-5789","source":"Crossref","is-referenced-by-count":11,"title":["Low Complexity, High Speed Decoder Architecture for Quasi-Cyclic LDPC Codes"],"prefix":"10.1109","author":[{"family":"Zhongfeng Wang","sequence":"first","affiliation":[]},{"family":"Qing-wei Jia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"low hardware complexity parallel turbo decoder architecture","author":"wang","year":"0","journal-title":"ISCAS 2003"},{"key":"11","first-page":"200","article-title":"on circulant low density parity check codes","author":"kou","year":"0","journal-title":"Proc IEEE ISIT 2002"},{"key":"12","first-page":"2030","article-title":"near shannon limit quasi-cyclic low-density parity-check codes","volume":"4","author":"lin","year":"2003","journal-title":"GLOBECOM'03"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2002.1023472"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2003.1258979"},{"key":"1","article-title":"low density parity check codes from permutation matrices","author":"sridhara","year":"2001","journal-title":"Conf on Info Science and Systems"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2003.1258213"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.831353"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2002.1049697"},{"year":"0","key":"8"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465953.pdf?arnumber=1465953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T01:13:28Z","timestamp":1489540408000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465953\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465953","relation":{},"subject":[]}}