{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:02:44Z","timestamp":1725627764406},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465968","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"5846-5849","source":"Crossref","is-referenced-by-count":4,"title":["Reconfigurable Multiple Scan-Chains for Reducing Test Application Time of SOCs"],"prefix":"10.1109","author":[{"given":"J.-C.","family":"Rau","sequence":"first","affiliation":[]},{"family":"Chih-Lung Chien","sequence":"additional","affiliation":[]},{"family":"Jia-Shing Ma","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1252857"},{"key":"2","first-page":"1023","article-title":"test wrapper and test access mechanism co-optimization for system-on-chip","author":"iyegnar","year":"2001","journal-title":"In proceedings IEEE International Test Conference"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998318"},{"journal-title":"ITC2002 SOC benchmarking initiative","year":"0","author":"marinissen","key":"6"},{"key":"5","article-title":"designing reconfigurable multiple scan chains for system-on-chip","author":"saffat quasem","year":"0","journal-title":"Proceeding of the 22nd IEEE VLSI Test Symposium (VTS 2004)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000009313.23362.fd"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011147"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465968.pdf?arnumber=1465968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T01:41:21Z","timestamp":1489542081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465968","relation":{},"subject":[]}}