{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:50:43Z","timestamp":1725565843592},"reference-count":1,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1465991","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"5938-5941","source":"Crossref","is-referenced-by-count":0,"title":["An Advance RTLtoGDS2 Design Methodology for 90nm and below System LSI's to Solve Timing Closure, Signal Integrity and Design for Manufacturing"],"prefix":"10.1109","author":[{"given":"N.","family":"Nishiguchi","sequence":"first","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"1"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01465991.pdf?arnumber=1465991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:19:39Z","timestamp":1489533579000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1465991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":1,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1465991","relation":{},"subject":[]}}