{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:00:01Z","timestamp":1725451201745},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1466034","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"6110-6113","source":"Crossref","is-referenced-by-count":34,"title":["A Novel Low-Cost High-Performance VLSI Architecture for MPEG-4 AVC\/H.264 CAVLC Decoding"],"prefix":"10.1109","author":[{"family":"Hsiu-Cheng Chang","sequence":"first","affiliation":[]},{"family":"Chien-Chang Lin","sequence":"additional","affiliation":[]},{"family":"Jiun-In Guo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1117\/12.532990"},{"year":"0","key":"12"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","first-page":"200","article-title":"vlsi architecture and implementation of a high-speed entropy decoder","author":"sun","year":"1991","journal-title":"Proc ISCAS-91"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277361"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277371"},{"year":"0","key":"5"},{"key":"4","article-title":"mpeg4 avc\/h.264 decoder with scalable bus architecture and dual memory controller","author":"kang","year":"2004","journal-title":"Proc ISCAS"},{"key":"9","article-title":"a high-performance mpeg4 bitstream processing core","author":"chang","year":"2004","journal-title":"Proc ICME"},{"key":"8","article-title":"a high-performance reconfigurable multi-mpeg bitstream processing ip core","author":"chang","year":"2004","journal-title":"Proc 2004 VLSI DESIGN\/CAD symposium"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01466034.pdf?arnumber=1466034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T21:36:46Z","timestamp":1489527406000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1466034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1466034","relation":{},"subject":[]}}