{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:13:01Z","timestamp":1729627981555,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1466064","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"6230-6233","source":"Crossref","is-referenced-by-count":2,"title":["A Divide-and-Conquer 2.5-D Floorplanning Algorithm Based On Statistical Wirelength Estimation"],"prefix":"10.1109","author":[{"family":"Zhuoyuan Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xianlong Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qiang Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yici Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jinian Bian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hannal Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Saxena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Pitchumani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"233","article-title":"wire-length distribution of three-dimensional integrated circuits","author":"rahman","year":"1999","journal-title":"Proc IEEE Int Interconnect Technol Conf"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/16.915671"},{"article-title":"wirelength-oriented partitioning method for two stacked dies","year":"2003","author":"li","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/96.659500"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369763"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1194993"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"9","first-page":"8","article-title":"corner block list: an effective and efficient topological representation of non-slicing floorplan","author":"hong","year":"2000","journal-title":"Proc ICCAD"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/43.784119","article-title":"on wirelength estimations for row-based placement","volume":"18","author":"caldwell","year":"1999","journal-title":"IEEE Trans on CAD"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01466064.pdf?arnumber=1466064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:35:39Z","timestamp":1497648939000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1466064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1466064","relation":{},"subject":[]}}