{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:06:27Z","timestamp":1729652787366,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1466067","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T17:52:28Z","timestamp":1122486748000},"page":"6244-6247","source":"Crossref","is-referenced-by-count":0,"title":["Floorplanning with Clock Tree Estimation"],"prefix":"10.1109","author":[{"family":"Chih-Hung Lee","sequence":"first","affiliation":[]},{"family":"Chin-Hung Su","sequence":"additional","affiliation":[]},{"family":"Shih-Hsu Huang","sequence":"additional","affiliation":[]},{"family":"Chih-Yuan Lin","sequence":"additional","affiliation":[]},{"family":"Tsai-Ming Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/82.204128","article-title":"zero skew clock routing with minimum wirelength","volume":"39","author":"chao","year":"1992","journal-title":"IEEE Trans on Circuits and Systems"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DAC.1992.227749"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/309847.310054"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1117\/12.933696","article-title":"synchronous vs asynchronous computation in vlsi array processor","volume":"341","author":"kung","year":"1982","journal-title":"Proc of SPIE"},{"year":"0","key":"6"},{"key":"5","first-page":"569","article-title":"minimum skew and minimum path length routing in vlsi layout design","volume":"32","author":"edahiro","year":"1991","journal-title":"NEC Research and Development"},{"key":"4","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1145\/157485.165066","article-title":"a clustering-based optimization algorithm in zero-skew routings","author":"edahiro","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ICCAD.1995.480159"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/274535.274560"},{"key":"11","first-page":"1054","article-title":"a high speed vlsi fuzzy logic controller with pipeline architecture","volume":"2","author":"huang","year":"2001","journal-title":"Proceedings of the IEEE International Conference on Fuzzy Systems"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01466067.pdf?arnumber=1466067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:35:39Z","timestamp":1497648939000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1466067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1466067","relation":{},"subject":[]}}