{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:55:03Z","timestamp":1747810503741,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692508","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"5-8","source":"Crossref","is-referenced-by-count":18,"title":["Multiplier Reduction Tree with Logarithmic Logic Depth and Regular Connectivity"],"prefix":"10.1109","author":[{"given":"H.","family":"Eriksson","sequence":"first","affiliation":[]},{"given":"P.","family":"Larsson-Edefors","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sheeran","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sjalander","sequence":"additional","affiliation":[]},{"given":"D.","family":"Johansson","sequence":"additional","affiliation":[]},{"given":"M.","family":"Scholin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TC.1973.5009159"},{"year":"1997","author":"smith","journal-title":"Application-Specific Integrated Circuits","key":"11"},{"year":"0","key":"12"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/12.485568"},{"key":"2","first-page":"349","article-title":"Some Schemes for Parallel Adders","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/PGEC.1964.263830"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/12.863039"},{"year":"0","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/JSSC.2002.803957"},{"year":"2003","author":"rabaey","journal-title":"Digital Integrated Circuits A Design Perspective","key":"5"},{"key":"4","first-page":"155","article-title":"Recursive Implementation of Optimal Time VLSI Integer Multipliers","author":"luk","year":"1983","journal-title":"Proc VLSI 83"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1093\/qjmam\/4.2.236"},{"year":"2003","author":"eriksson","journal-title":"Efficient Implementation and Analysis of CMOS Arithmetic Circuits","key":"8"}],"event":{"acronym":"ISCAS-06","name":"2006 IEEE International Symposium on Circuits and Systems","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692508.pdf?arnumber=1692508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:33:22Z","timestamp":1489599202000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692508","relation":{},"subject":[]}}