{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:02:35Z","timestamp":1729645355860,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692510","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"13-16","source":"Crossref","is-referenced-by-count":0,"title":["A 372ps 64-bit Adder using Fast Pull-up Logic in 0.18-am CMOS"],"prefix":"10.1109","author":[{"family":"Jooyoung Kim","sequence":"first","affiliation":[]},{"family":"Kangmin Lee","sequence":"additional","affiliation":[]},{"family":"Hoi-Jun Yoo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"27","article-title":"480 ps 64-bit race logic adder","author":"lee","year":"2001","journal-title":"Symp VLSI Circuits Digest Technical Papers"},{"key":"2","first-page":"191","article-title":"Race logic architecture (RALA): A novel logic concept using the race scheme of input variables","volume":"37","author":"lee","year":"2002","journal-title":"IEEE JSSC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824305"},{"key":"1","doi-asserted-by":"crossref","first-page":"1263","DOI":"10.1109\/82.718594","article-title":"Dual-VT self-timed CMOS logic for low subthreshold current multigigabit synchronous DRAM","volume":"45","author":"yoo","year":"1998","journal-title":"IEEE Transaction on Circuits and Systems II"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257137"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/82.996053"},{"key":"5","first-page":"689","article-title":"A 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core","volume":"38","author":"mathew","year":"2003","journal-title":"JSSC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857017"},{"key":"9","first-page":"52","article-title":"409ps 4.7 FO4 64b Adder Based on Output Prediction Logic in 0.18um CMOS","author":"sun","year":"2005","journal-title":"Proceedings of IEEE Computer Society Annual Symposium on VLSI"},{"key":"8","first-page":"44","article-title":"A 4-GHz 300-mW 64-bit Integer Excution ALU With Dual Supply Voltages in 90-nm CMOS","volume":"40","author":"mathew","year":"2005","journal-title":"IEEE JSSC"},{"year":"0","key":"11"},{"key":"12","first-page":"192","article-title":"470-ps 64-bit parallel binary adder","author":"park","year":"2000","journal-title":"Symp VLSI Cir Digest"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692510.pdf?arnumber=1692510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:31Z","timestamp":1497677431000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692510","relation":{},"subject":[]}}