{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:41:24Z","timestamp":1729651284364,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692515","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"33-36","source":"Crossref","is-referenced-by-count":0,"title":["Implications of Ultra Low-Voltage Devices on Design Techniques for Controlling Leakage in NanoCMOS Circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Duraisami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sathanur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sithambaram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"374","article-title":"Influence of Leakage Reduction Techniques on Delay\/Leakage Uncertainty","author":"tsai","year":"2005","journal-title":"Proc VLSI Design 2005"},{"key":"14","first-page":"34","author":"anis","year":"2001","journal-title":"Efficient Gate Clustering for MTCMOS Circuits"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"},{"key":"12","doi-asserted-by":"crossref","first-page":"665","DOI":"10.1109\/TCAD.2004.826551","article-title":"Minimizing Total Power by Simultaneous Vdd\/Vth Assignment","volume":"23","author":"srivastava","year":"2004","journal-title":"IEEE Trans on CAD"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.509"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842810"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945400"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.836315"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"4","first-page":"42","article-title":"Transistor Elements for 30nm Physical Gate Lengths and Beyond","volume":"6","author":"doyle","year":"2002","journal-title":"Intel Tech Journal"},{"journal-title":"Berkeley predictive technology model","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821776"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692515.pdf?arnumber=1692515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:32Z","timestamp":1497677432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692515","relation":{},"subject":[]}}