{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:09:51Z","timestamp":1725548991764},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692585","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"313-316","source":"Crossref","is-referenced-by-count":2,"title":["Low Power Compact Design of ARIA Block Cipher"],"prefix":"10.1109","author":[{"family":"Jinsub Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Young-Dae Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sangwoon Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Younggap You","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Security and performance analysis of ARIA","year":"2004","key":"3"},{"key":"2","first-page":"432","article-title":"New block cipher: ARIA","author":"kwon","year":"2003","journal-title":"Proc ICISC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286716"},{"journal-title":"Algorithm Specification","year":"2004","author":"nsri","key":"1"},{"key":"7","first-page":"357","article-title":"Strong authentication for RFID systems using the AES algorithm","author":"feldhofer","year":"2004","journal-title":"Proc CHES2004"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5685-5"},{"year":"0","key":"5"},{"journal-title":"proc WISC2004","article-title":"Block encryption algorithm ARIA","year":"2004","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1145\/611817.611849","article-title":"A methodology to implement block ciphers in reoonfigurable hardware and its application to fast and compact AES Rijndael","author":"standaert","year":"2003","journal-title":"Proc FPGA'03"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832943"},{"key":"11","article-title":"An FPGA based performance analysis of the unrolling, tiling and pipelining of the AES algorithm","author":"saggese","year":"2003","journal-title":"Proceedings of FPL2000"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2002.1031538"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692585.pdf?arnumber=1692585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:32Z","timestamp":1497677432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692585","relation":{},"subject":[]}}