{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:53:28Z","timestamp":1725450808911},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692700","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"775-778","source":"Crossref","is-referenced-by-count":3,"title":["Low-Latency, HDL-Synthesizable Dynamic Clock Frequency Controller with Self-Referenced Hybrid Clocking"],"prefix":"10.1109","author":[{"given":"R.M.","family":"Senger","sequence":"first","affiliation":[]},{"given":"E.D.","family":"Marsman","sequence":"additional","affiliation":[]},{"given":"G.A.","family":"Carichner","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kubba","sequence":"additional","affiliation":[]},{"given":"M.S.","family":"McCorquodale","sequence":"additional","affiliation":[]},{"given":"R.B.","family":"Brown","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Techniques to make clock switching glitch free","year":"0","author":"mahmud","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.845187"},{"key":"13","first-page":"104","article-title":"4.3GHz 44mW CMOS frequency divider","author":"yamamoto","year":"2004","journal-title":"ISSCC"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2003.1301850"},{"key":"11","first-page":"520","author":"senger","year":"2003","journal-title":"A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference"},{"journal-title":"Digital Systems Engineering","year":"2000","author":"dally","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.806247"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493929"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464665"},{"key":"7","first-page":"4","article-title":"Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computer times","author":"choi","year":"2004","journal-title":"Design Automation and Test in Europe"},{"key":"6","first-page":"178","article-title":"Voltage and frequency control with adaptive reaction time in multiple-clock-domain processors","author":"wu","year":"2005","journal-title":"HPCA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332595"},{"key":"4","first-page":"148","article-title":"A low-power RISC microprocessor using dual PLLs in a 0.13?m SOI technology with copper interconnect and low-k BEOL dielectric","author":"geissler","year":"2002","journal-title":"ISSCC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692671"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2004.1434256"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692700.pdf?arnumber=1692700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T13:27:26Z","timestamp":1489584446000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692700","relation":{},"subject":[]}}