{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:31:46Z","timestamp":1767339106359,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692757","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":1,"title":["A versatile I\/O with robust impedance calibration for various memory interfaces"],"prefix":"10.1109","author":[{"family":"Kyoung-Hoi Koo","sequence":"first","affiliation":[]},{"family":"Soo-Kyung Lee","sequence":"additional","affiliation":[]},{"family":"Jin-Ho Seo","sequence":"additional","affiliation":[]},{"family":"Myeong-Lyong Ko","sequence":"additional","affiliation":[]},{"family":"Jae-Whui Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"361","article-title":"On-Die Termination Resistors with Analog Impedance Control for Standard CMOS Technology","volume":"38","author":"fan","year":"2003","journal-title":"IEEE JSSC"},{"key":"2","first-page":"308","article-title":"A 5.6ns Random Cycle 144Mb DRAM with 1.4Gbs and DDR3-SRAM Interfaoe","author":"pilo","year":"2003","journal-title":"IEEE ISSCC"},{"key":"1","first-page":"300","article-title":"A 1.2V 1.5Gbs 72Mb DDR3 SRAM","author":"cho","year":"2003","journal-title":"IEEE ISSCC"},{"key":"7","first-page":"116","article-title":"1.2GBS Simultaneous Bidirectional Transceiver Logic with Bit Deskew Teohnique","author":"fujimura","year":"2002","journal-title":"VLSI Circuits Symp"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015058"},{"key":"5","first-page":"941","article-title":"A 1.8V 700Mb\/s\/pin 512Mb DDR2 SDRAM with On-Die Termination and Off-Chip Driver Calibration","volume":"39","author":"yoo","year":"2004","journal-title":"IEEE JSSC"},{"key":"4","first-page":"391","article-title":"Programable and Automatically Adjustable On-Die Terminator for DDR3-SRAM Interface","author":"kim","year":"2003","journal-title":"IEEE CICC"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692757.pdf?arnumber=1692757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:28:04Z","timestamp":1489598884000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692757","relation":{},"subject":[]}}