{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:07:57Z","timestamp":1729642077085,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692785","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4","source":"Crossref","is-referenced-by-count":0,"title":["Timing-constrained yield-driven wire sizing for critical area minimization"],"prefix":"10.1109","author":[{"family":"Jin-Tai Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Bo-Yi Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia-Fang Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/16.2435"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052403"},{"key":"10","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1109\/43.752927","article-title":"Non-Hanan routing","volume":"18","author":"hou","year":"1999","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159753"},{"key":"7","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1049\/ip-cdt:20060077","article-title":"simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning","volume":"153","author":"yan","year":"2006","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00008-9"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343717"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.177399"},{"key":"9","first-page":"529","article-title":"Iterative convergence of optimal wire sizing and available buffer insertion for zero-skew clock tree optimization","author":"yan","year":"2004","journal-title":"IEEE Asia Pacific Conf Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692785.pdf?arnumber=1692785","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:35Z","timestamp":1497677435000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692785\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692785","relation":{},"subject":[]}}