{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:36:55Z","timestamp":1729611415774,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692820","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"1255-1258","source":"Crossref","is-referenced-by-count":6,"title":["Body-bias Regulator for Ultra Low Power Multifunction CMOS Gates"],"prefix":"10.1109","author":[{"given":"K.","family":"Granhaug","sequence":"first","affiliation":[]},{"given":"S.","family":"Aunet","sequence":"additional","affiliation":[]},{"given":"T.S.","family":"Lande","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/72.80331"},{"key":"17","first-page":"365","article-title":"Real Time reconfigurable Threshold Elements and Some Applications to Neural Hardware, Pmceedings to International Conferance of Evolvable Systems: From Biology to Hardware","volume":"2606","author":"aunet","year":"2003","journal-title":"LNCS"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2003.1230960"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0169"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1002\/0471653829"},{"journal-title":"CMOS VLSI Design - A Circuits and Systems Perspective","year":"2004","author":"weste","key":"13"},{"key":"14","article-title":"Kretselement, Norwegian patent application","author":"aunet","year":"2003","journal-title":"Leiv Eiriksson Nyskapning"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2004.1380919"},{"key":"12","first-page":"42","article-title":"Single Electron Majority Logic Circuits","volume":"e18","author":"iwamura","year":"1998","journal-title":"IEICE Transactions on Electronics"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"journal-title":"Low Power Design Methodologies","year":"1995","author":"rabaey","key":"2"},{"key":"1","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/ISSCC.2001.912412","article-title":"Microprocessors for the new millennium; Challenges, Opportunities, and New Frontiers","author":"gelsinger","year":"2001","journal-title":"2001 IEEE Int l Solid-State Circuits Conf Digest of Technical Papers"},{"key":"10","article-title":"Three sub-fJ Power-Delay-Product Subthreshold CMOS Gates","author":"aunet","year":"2005","journal-title":"IFlP VISI-SoC"},{"journal-title":"BSIM4 2 0 MOSFET Model User s Manual","year":"2003","author":"xi","key":"7"},{"journal-title":"Operation and Modeling of the MOS Transistor","year":"1987","author":"tsividis","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1991.235276"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2001.937856"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016639"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692820.pdf?arnumber=1692820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:35Z","timestamp":1497677435000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692820","relation":{},"subject":[]}}