{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:16Z","timestamp":1759146976849},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692877","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":6,"title":["Bit level architectural exploration technique for the design of low power multipliers"],"prefix":"10.1109","author":[{"given":"G.","family":"Economakos","sequence":"first","affiliation":[]},{"given":"K.","family":"Anagnostopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Design Compiler User Guide Version 2002 05","year":"2002","key":"15"},{"journal-title":"PrimePower User Guide Version 2002 05","year":"2002","key":"13"},{"journal-title":"TSMC 0 13?m Process 1 2-Volt SAGE-X Standard Cell Library Databook","year":"2001","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764826"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009884"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510609"},{"key":"2","first-page":"17","article-title":"High speed and ultra low power 16\ufffd16 mac design using tg techniques for webbased multimedia system","author":"lee","year":"2000","journal-title":"Asia South Pacific Design Automation Conference"},{"key":"1","first-page":"287","article-title":"A generalized carry-save adder array for digital signal processing","author":"karlsson","year":"2000","journal-title":"IEEE Nordic Signal Processing Symposium"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482454"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2004","author":"weste","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"4","first-page":"286","article-title":"Low power parallel multiplier design for dsp applications through coefficient optimization","author":"kim","year":"1999","journal-title":"12th Annu IEEE Int ASIC\/SOC Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"journal-title":"Digital Integrated Circuits A Design Prespective","year":"2003","author":"rabaey","key":"8"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692877.pdf?arnumber=1692877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:28:33Z","timestamp":1489598913000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692877","relation":{},"subject":[]}}