{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:26:52Z","timestamp":1767338812139,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692924","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"1671-1674","source":"Crossref","is-referenced-by-count":7,"title":["Linear Range Extension of a Phase-Frequency-Detector with Saturated Output"],"prefix":"10.1109","author":[{"given":"M.","family":"Papamichail","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Karadimas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Efstathiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Papadopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5717-3"},{"key":"2","article-title":"Phase-Locked Loops: Theory","author":"best","year":"2003","journal-title":"Design and Applications"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.871321"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1002\/0470014105"},{"key":"7","article-title":"PLL Performance","author":"banerjee","year":"2003","journal-title":"Design and Simulation"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"journal-title":"RF Microelectronics","year":"1998","author":"razavi","key":"5"},{"journal-title":"Predicting the phase noise and jitter of PLL-based frequency synthesizers","year":"0","author":"kundert","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1109\/82.625005","article-title":"Optimum Phase-Acquisition Technique for Charge-Pump PLL","volume":"44","author":"roh","year":"1997","journal-title":"IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing"},{"key":"8","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1049\/ip-cds:19960725","article-title":"performance of phase-locked loop frequency synthesiser using accumulative phase detector","volume":"143","author":"brennan","year":"1996","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.953487"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.859502"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692924.pdf?arnumber=1692924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,21]],"date-time":"2019-04-21T08:47:35Z","timestamp":1555836455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692924","relation":{},"subject":[]}}