{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:17:05Z","timestamp":1725542225996},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692996","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"1961-1964","source":"Crossref","is-referenced-by-count":0,"title":["Bio-Inspired Massively Parallel Architectures for Nanotechnologies"],"prefix":"10.1109","author":[{"given":"B.","family":"Jager","sequence":"first","affiliation":[]},{"given":"M.","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"U.","family":"Ruckert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1016\/S0167-8191(01)00118-1"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ISSOC.2004.1411136"},{"key":"12","article-title":"Implementation of a RISC Processor Core for SoC Designs FPGA Prototype vs. ASIC Implementation","author":"langen","year":"2002","journal-title":"Proc IEEE Workshop on Heterogeneous Reconfigurable System on Chip"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/378239.379048"},{"key":"2","first-page":"193","article-title":"Communication services for networks on chip","author":"ra?dulescu","year":"2004","journal-title":"Domain-Specific Processors Systems Architectures Modeling and Simulation"},{"year":"0","journal-title":"The International Technology Roadmap for Semiconductors","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ISVLSI.2005.13"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ASAP.2005.14"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/IWSOC.2003.1213053"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ASIC.2002.1158058"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/DATE.2003.1253633"},{"year":"2000","author":"cheng","journal-title":"Interconnect Analysis and Synthesis","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/79173.79181"}],"event":{"acronym":"ISCAS-06","name":"2006 IEEE International Symposium on Circuits and Systems","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692996.pdf?arnumber=1692996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:48:45Z","timestamp":1489600125000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692996","relation":{},"subject":[]}}