{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:06:30Z","timestamp":1730271990691,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692998","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":0,"title":["Virtual self-timed blocks for systems-on-chip"],"prefix":"10.1109","author":[{"family":"Yuan Chen","sequence":"first","affiliation":[]},{"family":"Fei Xia","sequence":"additional","affiliation":[]},{"given":"A.","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","volume":"1","author":"jensen","year":"1996","journal-title":"Coloured Petri nets (2nd ed ) Basic concepts analysis methods and practical use"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICWS.2004.1314810"},{"journal-title":"Principles of asynchronous circuit design- A systems perspective","year":"2001","key":"15"},{"key":"16","first-page":"205","article-title":"Algorithms for Signal and message Asynchronous Communication mechanisms and their Analysis","volume":"50","author":"xia","year":"2002","journal-title":"Fundamenta Informaticae"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013248"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2005.05.018"},{"key":"11","first-page":"128","article-title":"Priority Arbiters","author":"bystrov","year":"2000","journal-title":"ASYNC 2000"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/92.748199"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279324"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466236"},{"journal-title":"Report available","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2887-3"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782202"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812371"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310103"},{"key":"4","article-title":"Exploiting IPs with Imprecise Design Costs for System-on-Chip Synthesis","volume":"10","author":"kim","year":"2002","journal-title":"IEEE Transactions on VLSI"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/54.922806"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000297"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692998.pdf?arnumber=1692998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:48:52Z","timestamp":1489600132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692998","relation":{},"subject":[]}}