{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:09:55Z","timestamp":1725613795957},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693032","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"2105-2108","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and Verification of High-Speed Wired Links with Verilog-AMS"],"prefix":"10.1109","author":[{"family":"Ming-ta Hsieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.E.","family":"Sobelman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Principles of Top-Down Mixed Signal Design","author":"kundert","year":"2003","journal-title":"The Designer's Guide Community"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.315"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998405"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.93"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819121"},{"key":"5","article-title":"Signals predict Serdes jitter behavior","author":"skach","year":"2005","journal-title":"EE Times-Asia"},{"key":"4","article-title":"New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links","author":"wang","year":"2005","journal-title":"DesignCon"},{"key":"9","article-title":"Accurate Prediction of Jitter Tolerance in High-Speed Serial Links","author":"hsieh","year":"2005","journal-title":"International SoC Design Conference"},{"journal-title":"Technical Note TN1084 SERDES Jitter","year":"2005","key":"8"},{"key":"11","first-page":"683","article-title":"A 9-16Gb\/s Clock and Data Recovery Circuit with Three state Phase De-tector and Dual-Path Loop Architecture","author":"rezayee","year":"0","journal-title":"Proc 2003 Eur Solid-State Circuits Conf"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693032.pdf?arnumber=1693032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T13:17:27Z","timestamp":1489583847000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693032\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693032","relation":{},"subject":[]}}